ASIC Design and Synthesis: RTL Design Using Verilog eBook

$39.99

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog.

Digital edition, delivered to your inbox within 24 hours of payment. No shipping, no delivery charge.