Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog eBook

$39.99

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks.

Digital edition, delivered to your inbox within 24 hours of payment. No shipping, no delivery charge.